

SP202E/232E/233E/310E/312E


High-Performance RS-232 Line Drivers/Receivers

- Operates from Single +5V Power Supply
- Meets All RS-232D and ITU V.28 Specifications
- Operates with 0.1µF to 10µF Capacitors
- High Data Rate 120Kbps Under Load
- Low Power Shutdown ≤1µA (Typical)
- 3-State TTL/CMOS Receiver Outputs
- Low Power CMOS 3mA Operation
- Improved ESD Specifications:

±15kV Human Body Model

±15kV IEC1000-4-2 Air Discharge

±8kV IEC1000-4-2 Contact Discharge



Now Available in Lead Free Packaging

DESCRIPTION

The **SP202E/233E/310E/312E** devices are a family of line driver and receiver pairs that meet the specifications of RS-232 and V.28 serial protocols with enhanced ESD performance. The ESD tolerance has been improved on these devices to over $\pm 15 \text{KV}$ for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are pin-to-pin compatible with **Sipex's** SP232A/233A/310A/312A devices as well as popular industry standards. As with the initial versions, the **SP202E/232E/233E/310E/312E** devices feature at least 120Kbps data rate under load, $0.1 \mu \text{F}$ charge pump capacitors, and overall ruggedness for commercial applications. This family also features **Sipex's** BiCMOS design allowing low power operation without sacrificing performance. The series is available in plastic DIP and SOIC packages operating over the commercial and industrial temperature ranges.

SELECTION TABLE

	Number	of RS232	No. of Receivers	No. of External			
Model	Drivers	Receivers	Active in Shutdown	0.1μF Capacitors	Shutdown	WakeUp	TTL Tri-State
SP202E	2	2	0	4	No	No	No
SP232E	2	2	0	4	No	No	No
SP233E	2	2	0	0	No	No	No
SP310E	2	2	0	4	Yes	No	Yes
SP312E	2	2	2	4	Yes	Yes	Yes

ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V	+6V
V ^{cc}	(Vcc-0.3V) to +11.0V
V	(Vcc-0.3V) to +11.0V -11.0V
Input Voltages	
T.,,	-0.3 to (Vcc +0.3V)
R	±15Ý
Output Voltages	±15V
Т	(V+, +0.3V) to (V-, -0.3V)
R	-0.3V to (Vcc +0.3V)
Short Circuit Duration	(V+, +0.3V) to (V-, -0.3V) -0.3V to (Vcc +0.3V)
-	0

Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	

- ELECTRICAL CHARACTERISTICS


 V_{CC} =+5V±10%; 0.1 μ F charge pump capacitors; T_{MIN} to T_{MAX} unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					
Logic Threshold					<u> </u>
LOW			0.8	Volts	T_{IN} ; \overline{EN} , \overline{SD}
HIGH	2.0	4.5	000	Volts	T _{IN} ; EN, SD
Logic Pull-Up Current		15	200	μΑ	$T_{IN}^{"}=0V$
TTL OUTPUT					
TTL/CMOS Output			0.4	Volts	1 2 2 2 2 1 1 1 2 1 5 1 1
Voltage, Low Voltage, High	3.5		0.4	Volts	$I_{OUT} = 3.2\text{mA}$; $Vcc = +5V$ $I_{OUT} = -1.0\text{mA}$
Leakage Current **; T _A = +25		0.05	±10	μΑ	$\overline{EN} = V_{CC}, 0V \le V_{OUT} \le V_{CC}$
RS-232 OUTPUT		0.00		po t	
Output Voltage Swing	±5	±6		Volts	All transmitter outputs loaded
Catput Voltage Ching				Volto	with $3k\Omega$ to Ground
Output Resistance	300			Ohms	$V_{CC} = 0V; V_{OUT} = \pm 2V$
Output Short Circuit Current		±18		mA	Infinite duration
Maximum Data Rate	120	240		Kbps	$C_L = 2500 pF, R_L = 3k\Omega$
RS-232 INPUT					
Voltage Range	-15		+15	Volts	
Voltage Threshold	0.8	4.0		Volta	V 5V T .25°C
LOW HIGH	0.8	1.2 1.7	2.8	Volts Volts	$V_{CC} = 5V, T_A = +25^{\circ}C$ $V_{CC} = 5V, T_A = +25^{\circ}C$
Hysteresis	0.2	0.5	1.0	Volts	$V_{CC} = 5V, T_A = +25^{\circ}C$ $V_{CC} = 5V, T_A = +25^{\circ}C$
Resistance	3	5	7	kΩ	$T_A = +25^{\circ}C, -15V \le V_{IN} \le +15V$
					A , IN
DYNAMIC CHARACTERIST	ICS				
Driver Propagation Delay		1.5	3.0	μS	TTL to RS-232; $C_L = 50pF$
Receiver Propagation Delay		0.1	1.0	μs	RS-232 to TTL
Instantaneous Slew Rate			30	V/μs	$C_{L} = 10pF, R_{L} = 3-7k\Omega;$
Transition Region Slew Rate		10		V/μs	$T_A^T = +25$ °C $C_I = 2500$ pF, $R_I = 3$ kΩ;
Transition Region Siew Rate		10		ν/μ3	measured from +3V to -3V
					or -3V to +3V
Output Enable Time **		400		ns	SP310E and SP312E only
Output Disable Time **		250		ns	SP310E and SP312E only
POWER REQUIREMENTS					
V _{cc} Power Supply Current		3	5	mA	No load, $T_A = +25^{\circ}\text{C}$; $V_{CC} = 5\text{V}$ All transmitters $R_1 = 3\text{k}\Omega$;
		15		mA	
Shutdown Supply Current **		1	5	,. Λ	$T_A = +25^{\circ}C$
Shutdown Supply Current **			ن	μΑ	$V_{CC} = 5V, T_A = +25^{\circ}C$


^{**}SP310E and SP312E only

Date: 7/19/04

PERFORMANCE CURVES



PINOUTS



^{*} N.C. for SP310E_A, EN for SP312E_A

FEATURES...

The SP202E/232E/233E/310E/312E devices are a family of line driver and receiver pairs that meet the specifications of RS-232 and V.28 serial protocols with enhanced ESD performance. The ESD tolerance has been improved on these devices to over ±15KV for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are pin-to-pin compatible with **Sipex's** 232A/233A/310A/312A devices as well as popular industry standards. As with the initial versions, the SP202E/232E/ 233E/310E/312E devices feature 10V/µs slew rate, 120Kbps data rate under load, 0.1µF charge pump capacitors, overall ruggedness for commercial applications, and increased drive current for longer and more flexible cable configurations. This family also features Sipex's BiCMOS design allowing low power operation without sacrificing performance.

The SP202E/232E/233E/310E/312E devices have internal charge pump voltage converters which allow them to operate from a single ± 5 V supply. The charge pumps will operate with polarized or non-polarized capacitors ranging from 0.1 to 10 μ F and will generate the ± 6 V needed to generate the RS-232 output levels. Both meet all EIA RS-232 and ITU V.28 specifications.

The **SP310E** provides identical features as the **SP232E** with a single control line which simultaneously shuts down the internal DC/DC converter and puts all transmitter and receiver outputs into a high impedance state. The **SP312E** is identical to the **SP310E** with separate tri-state and shutdown control lines.

THEORY OF OPERATION

The **SP232E**, **SP233E**, **SP310E** and **SP312E** devices are made up of three basic circuit blocks – 1) a driver/transmitter, 2) a receiver and 3) a charge pump. Each block is described below.

Driver/Transmitter

The drivers are inverting transmitters, which accept TTL or CMOS inputs and output the RS-232 signals with an inverted sense relative to the input logic levels. Typically the RS-232output voltage swing is $\pm 6V$. Even under worst case loading conditions of 3kOhms and 2500pF, the output is guaranteed to be $\pm 5V$, which is consistent with the RS-232 standard specifications. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.




Figure 1. Typical Circuit using the SP202E or SP232E.




Figure 2. Typical Circuits using the SP233ECP and SP233ECT

The instantaneous slew rate of the transmitter output is internally limited to a maximum of 30V/ μs in order to meet the standards [EIA RS-232-D 2.1.7, Paragraph (5)]. However, the transition region slew rate of these enhanced products is typically $10V/\mu s$. The smooth transition of the loaded output from V_{OL} to V_{OH} clearly meets the monotonicity requirements of the standard [EIA RS-232-D 2.1.7, Paragraphs (1) & (2)].

Receivers

The receivers convert RS-232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths

and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the ±3V RS-232 requirements. The receiver inputs are also protected against voltages up to ±15V. Should an input be left unconnected, a 5KOhm pulldown resistor to ground will commit the output of the receiver to a high state.




Figure 3. Typical Circuits using the SP310E and SP312E




Figure 4. Charge Pump — Phase 1

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs, for example, when a PC user attempts to print, only to realize the printer wasn't turned on. In this case an RS-232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. All of these enhanced devices are fully protected.

Charge Pump

The charge pump is a **Sipex**–patented design (5,306,954) and uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical power supplies. There is a free–running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage —During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated -10V to C_3 . Simultaneously, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces –5V in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at +5V, the voltage potential across C_2 is 10V.

Phase 4

— $V_{\rm DD}$ transfer — The fourth phase of the clock connects the negative terminal of C_2 to ground, and transfers the generated l0V across C_2 to C_4 , the $V_{\rm DD}$ storage capacitor. Again, simultaneously with this, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V^+ and V^- are separately generated from V_{CC} ; in a no–load condition V^+ and V^- will




Figure 5. Charge Pump — Phase 2




Figure 6. Charge Pump Waveforms

be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors can be as low as $0.1\mu F$ with a 16V breakdown voltage rating.

Shutdown (SD) and Enable (EN) for the SP310E and SP312E

Both the **SP310E** and **SP312E** have a shutdown/standby mode to conserve power in battery-powered systems. To activate the shutdown mode, which stops the operation of the charge pump, a logic "0" is applied to the appropriate control line. For the **SP310E**, this control line is ON/OFF (pin 18). Activating the shutdown mode also puts the




Figure 7. Charge Pump — Phase 3




Figure 8. Charge Pump — Phase 4

SP310E transmitter and receiver outputs in a high impedance condition (tri-stated). The shutdown mode is controlled on the **SP312E** by a logic "0" on the $\overline{SHUTDOWN}$ control line (pin 18); this also puts the transmitter outputs in a tri–state mode. The receiver outputs can be tri–stated separately during normal operation or shutdown by a logic "1" on the \overline{ENABLE} line (pin 1).

Wake-Up Feature for the SP312E

The **SP312E** has a wake–up feature that keeps all the receivers in an enabled state when the device is in the shutdown mode. *Table 1* defines the truth table for the wake–up function.

With only the receivers activated, the **SP312E** typically draws less than $5\mu A$ supply current. In the case of a modem interfaced to a computer in power down mode, the Ring Indicator (RI) signal from the modem would be used to "wake up" the computer, allowing it to accept data transmission.

After the ring indicator signal has propagated through the **SP312E** receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor, and bring the \overline{SD} pin of the **SP312E** to a logic high, taking it out of the shutdown mode. The receiver propagation delay is typically 1 μ s. The enable time for V⁺ and V⁻ is typically 2ms. After V⁺ and V⁻ have settled to their final values, a signal can be sent back to the modem on the data terminal ready (DTR) pin signifying that the computer is ready to accept and transmit data.

SD	EN	Power Up/Down	Receiver Outputs
0	0	Down	Enable
0	1	Down	Tri-state
1	0	Up	Enable
1	1	Up	Tri-state

Table 1. Wake-up Function Truth Table.

Pin Strapping for the SP233ECT

The **SP233E** packaged in the 20-pin SOIC package (**SP233ECT**) has a slightly different pinout than the **SP233E** in other package configurations. To operate properly, the following pairs of pins must be externally wired together:

the two V– pins (pins 10 and 17)
the two
$$C_2$$
+ pins (pins 12 and 15)
the two C_2 – pins (pins 11 and 16)

All other connections, features, functions and performance are identical to the **SP233E** as specified elsewhere in this data sheet.

ESD TOLERANCE

The SP202E/233E/233E/310E/312E devices incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ±15KV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 9*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise




Figure 9. ESD Test Circuit for Human Body Model

with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 10*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the




Figure 10. ESD Test Circuit for IEC1000-4-2




Figure 11. ESD Test Waveform for IEC1000-4-2

discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly

discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.


The circuit models in Figures 9 and 10 represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5k Ω an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330 Ω an 150pF, respectively.


The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

SP202E Family	HUMAN BODY MODEL	Air Discharge	IEC1000-4-2 Direct Contact	Level
Driver Outputs	±15kV	±15kV	±8kV	4
Receiver Inputs	±15kV	±15kV	±8kV	4


Table 2. Transceiver ESD Tolerance Levels





20 PIN SSOP JEDEC MO-150	Dime	nsions i	n (mm)	
(AE) Variation	MIN	NOM	MAX	
A	-	-	2.0	
A1	0.05	-	-	
A2	1.65	1.75	1.85	
b	0.22	-	0.38	
С	0.09	-	0.25	
D	6.90	7.20	7.50	
Е	7.40	7.80	8.20	
E1	5.00	5.30	5.60	
L	0.55	0.75	0.95	
L1		1.25 REF	=	
Ø	00	4º	80	




20 PIN SSOP











16 Pin NSOIC (JEDEC MS-012, AC - VARIATION)	DIMENSIONS in (mm)			
SYMBOL	MIN	NOM	MAX	
Α	1.35	-	1.75	
A1	0.10	-	0.25	
A2	1.25	-	1.65	
b	0.31	-	0.51	
С	0.17	-	0.25	
D 9.90 BSC				
E 6.00 BSC			C	
E1	3.	3.90 BSC		
е	1.3	27 BS(2	
L	0.40	-	1.27	
L1	1.04 REF			
L2	0	.25 BS	SC	
Ø	00	-	8°	
Ø1	5°	-	15º	

16 PIN NSOIC







16 Pin SOIC (WIDE) (JEDEC MS-013, AA - VARIATION)	DIM	IENSION (mm)	S IN	
SYMBOL	MIN	NOM	MAX	
А	2.35	-	2.65	
A1	0.10	-	0.30	
A2	2.05	-	2.55	
b	0.31	-	0.51	
С	0.20	-	0.33	
D	10.30 BSC			
Е	10.30 BSC			
E1	7.	7.50 BSC		
е	1.2	27 BS0		
L	0.40	-	1.27	
L1	1.40 REF			
L2	0.25 BSC		SC SC	
Ø	00	-	80	
Ø1	5º	-	15º	


16 PIN SOIC WIDE


PACKAGE: 18 PIN PDIP





18 PIN PDIP	Dimer	sions in inches		
JEDEC MS-001 (AC) Variation	MIN	NOM	MAX	
A	-	-	.210	
A1	.015	-	-	
A2	.115	.130	.195	
b	.014	.018	.022	
b2	.045	.060	.070	
b3	.030	.039	.045	
С	.008	.010	.014	
D	.880	.900	.920	
D1	.005	-	-	
Е	.300	.310	.325	
E1	.240	.250	.280	
e		100 BSC		
eA		.300 BSC		
eB	-	-	.430	
L	.115	.130	.150	





18 pin PDIP

ORDERING INFROMATION

Part Number	Temperature Range	Topmark	Package
SP202ECN	0°C to +70°C	SP202ECN	16-pin NSOIC
SP202ECN/TR	0°C to +70°C	SP202ECN	16-pin NSOIC
SP202ECP	0°C to +70°C	SP202ECP	16-pin PDIP
		SP202ECT	
SP202ECT/TR	0°C to +70°C	SP202ECT	16-pin WSOIC
SP202EEN	40°C to +85°C	SP202EEN	16-pin NSOIC
SP202EEN/TR	40°C to +85°C	SP202EEN	16-pin NSOIC
SP202EEP	40°C to +85°C	SP202EEP	16-pin PDIP
SP202EET	40°C to +85°C	SP202EET	16–pin WSOIC
SP202EET/TR	40°C to +85°C	SP202EET	16-pin WSOIC
SP232ECN	0°C to +70°C	SP232ECN	16-pin NSOIC
SP232ECN/TR	0°C to +70°C	SP232ECN	16-pin NSOIC
SP232ECP	0°C to +70°C	SP232ECP	16-pin PDIP
SP232ECT	0°C to +70°C	SP232ECT	16–pin WSOIC
SP232ECT/TR	0°C to +70°C	SP232ECT	16–pin WSOIC
SP232EEN	40°C to +85°C	SP232EEN	16-pin NSOIC
SP232EEN/TR	40°C to +85°C	SP232EEN	16-pin NSOIC
SP232EEP	40°C to +85°C	SP232EEP	16–pin PDIP
SP232EET	40°C to +85°C	SP232EET	16-pin WSOIC
		SP232EET	
			•
SP233ECT	0°C to +70°C	SP233ECT	20-pin WSOIC
SP233ECT/TR	0°C to +70°C	SP233ECT	20-pin WSOIC
SP233EET	40°C to +85°C	SP233EET	20-pin WSOIC
SP233EET/TR	40°C to +85°C	SP233EET	20-pin WSOIC
			. ,
SP310ECP	0°C to +70°C	SP310ECP	18-pin PDIP
SP310ECT	0°C to +70°C	SP310ECT	18-pin WSOIC
SP310ECT/TR	0°C to +70°C	SP310ECT	18-pin WSOIC
SP310ECA	0°C to +70°C	SP310ECA	20-pin SSOP
SP310ECA/TR	0°C to +70°C	SP310ECA	20-pin SSOP
		SP310EEP	
SP310EET	40°C to +85°C	SP310EET	18-pin WSOIC
SP310EET/TR	40°C to +85°C	SP310EET	18-pin WSOIC
SP310EEA	40°C to +85°C	SP310EEA	20-pin SSOP
SP310EEA/TR	40°C to +85°C	SP310EEA	20-pin SSOP
SP312ECP	0°C to +70°C	SP312ECP	18–pin PDIP
SP312ECT	0°C to +70°C	SP312ECT	18–pin WSOIC
SP312ECT/TR	0°C to +70°C	SP312ECT	18-pin WSOIC
SP312ECA	0°C to +70°C	SP312ECA	20-pin SSOP
SP312ECA/TR	0°C to +70°C	SP312ECA	20-pin SSOP
SP312EEP	40°C to +85°C	SP312EEP	18–pin PDIP
SP312EET	40°C to +85°C	SP312EET	18–pin WSOIC
SP312EET/TR	40°C to +85°C	SP312EET	18–pin WSOIC
		SP312EEA	
SP312EEA/TR	40°C to +85°C	SP312EEA	20-pin SSOP
			·

Available in lead free packaging. To order add "-L" suffix to part number. Example: SP312EEA/TR = standard; SP312EEA-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 1,500 for SSOP or WSOIC and 2,500 for NSOIC.

Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

REVISION HISTORY

DATE	REVISION	DESCRIPTION
6/2/04	A	Incorporated new package drawings with JEDEC reference.
7/19/04	А	Added typical output voltage swing value (±6V).

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.